RISC V ADD Implementation example

RISC V ADD

Control Logic to Decode add