

HW/SW Codesign Concepts & Synthesis

Prof. Dr. Rolf Drechsler

Dr. Muhammad Hassan

M.Sc. Jan Zielasko

M.Sc. Milan Funck



Announcements

- Do not forget to register for the exams
 - We will also send a reminder email today
 - Tutorial tomorrow?



Last Time ...

- Why is HW/SW Codesign important?
- Design Methodology
- Specification and Modeling
 - Graph Modeling
 - Control Flow Graph
 - Data Flow Graph
 - Control Data Flow Graph




Today's Agenda


- Why is HW/SW Codesign important?
- Design Methodology
- Specification and Modeling
 - Graph Modeling
 - Control Flow Graph
 - Data Flow Graph
 - Control Data Flow Graph
- Model Characteristics
 - Concurrency
 - Hierarchy
 - Communication
 - Shared Memory
 - Message Passing
 - Synchronization



Model Characteristics

• **Concurrency:** often simpler to split system into concurrent subsystems: e.g. 2 FSMs with 1 state is simpler than 1 FSM with 2 states.







Model Characteristics

State Transitions



- Transitions depend on conditions/states
- System with N states can have up to N² transitions
- Control centric behavior

Hierarchy

- Real systems are too complex to be viewed in entirety
 - Hierarchy splits system into smaller subsystems so developers can focus on their subsystem
 - Allows reuse, not in depth understanding needed




Model Characteristics

- Hierarchy: real systems are too complex to be viewed in entirety
 - hierarchy splits system into smaller subsystems so developers can focus on their subsystem (allows reuse, not in depth understanding needed)


Structural hierarchy:

Every component is made up of a sub-structure to lower level of abstraction



Behavioral/ Functional hierarchy Divides functions into sequential

or concurrent sub-functions






Model Characteristics ...


- Program Structures/Constructs
 - Many functions can be described best by sequential algorithms including branches, iterations, subroutines, e.g., sorting algorithm
- Completion
 - Process ability to indicate it has stopped
 - All calculations are made or all variables got assigned their new value
 - Sequential processing
 - ensures that the next step in an algorithm does not begin until the current step is complete
 - coordinate processes by ensuring that dependencies are resolved
- Communication
 - Connect HW/SW subsystems



Model Characteristics ...

Communication – Connect HW/SW subsystems





Shared memory

Sending process writes global variable into shared resource; all receiving processes can now read var; sync must be done separate

Message parsing

- Data between processes is exchanged through communication channels (uni/bidirectional, point-to-point, shared bus)
- Channel can be blocking on non-blocking transfer
 - Blocking-trans: sending process waits until receiving process has accepted data
 - Non-blocking-trans: sending process writes data in queue and continues processing.
 - Receiver can read it at its leisure => standard today, additional memory for queue needed



Memory-Mapped Input/Output (I/O)

- peripheral devices are mapped into the same address space as the program memory.
- In memory-mapped I/O, reads and writes to specific memory addresses are translated into operations on the peripherals
- What operations does software need to perform on peripherals?
 - Get and set parameters
 - Receive and transmit data
 - Enable and disable functions
- How can we imagine providing this interface to software?
 - Specialized CPU instructions
 - Accessing devices like they are memory



Memory-Mapped Input/Output (I/O)

- Access I/O devices (like keyboards, monitors, printers) just like it accesses memory
 - Each I/O device assigned one or more address
 - When that address is detected, data is read from or written to I/O device instead of memory
 - A portion of the address space dedicated to I/O devices (for example, addresses 0xFFFF0000 to 0xFFFFFFFF in reserved segment of memory map)
- But we need additional hardware to help us
 - After all we will not really write to and read from memory




Memory-Mapped I/O Hardware

- Address Decoder:
 - Looks at address to determine which device/memory communicates with the processor
- I/O Registers:
 - Hold values written to the I/O devices
- ReadData Multiplexer:
 - Selects between memory and I/O devices as source of data sent to the processor





Memory-Mapped I/O





Memory-Mapped I/O Hardware







Memory-Mapped I/O Code

- Suppose I/O Device 1 is assigned the address 0xFFFFFFF4
 - Write the value 42 to I/O Device 1
 - Read the value from I/O Device 1 and place it in \$t3



Memory-Mapped I/O Code: Write

Write 42 to I/O Device 1 (0xFFFFFF4)

```
addi $t0, $0, 42
sw $t0, 0xFFF4($0)

# Recall that the 16-bit
immediate
# is sign-extended to 0xFFFFFFF4
```

Address Decoder WEM CLK CLK MemWrite WE Address Processor Memory WriteData CLK **L**00 I/O ReadData Device 1 HEN - 10 I/O Device 2




Memory-Mapped I/O Code: Read

Read from I/O Device 1 and place it in \$t3

lw \$t3, 0xFFF4(\$0)

Recall that the 16-bit
immediate

is sign-extended to 0xFFFFFFF4






Model Characteristics ...

- Synchronization
 - Concurrent processes are never fully independent from each other.
 - Sync to exchange data
 - Connect HW/SW subsystems


Control oriented sync

Control structure of functions determine sync



Data oriented sync

Sync by using inter-process communication (shared memory, message passing)





Model Characteristics ...

- Exception Handling
 - Events like a reset or interrupt can abruptly terminate a process.
 - If such event/exception occurs control is passed to a pre-defined exception handling routine.
- Non-Determinism
 - Allows specification of multiple options due to unclear best suiting operations for app
 - Put off final decision for later in design process



HW/SW Codesign Synthesis




Agenda

- System Partitioning
 - Partitioning Costs
 - Partitioning Styles
 - Partitioning through ILP Solving
- Scheduling
 - Scheduling without Resource Constraints
 - Scheduling with Resource Constraints
- Resource Sharing and Binding



Types of Mixed HW/SW Systems (1)




Type I: logical borders between HW/SW

- -> SW is developed on the "in parallel implemented HW"
- -> optimized hardware-compiler interface



Types of Mixed HW/SW Systems (2)




Type II: physical borders

- -> programmable components and hardware modules
- -> to achieve efficient functionality by partitioning cooperating HW/SW-components + interfaces.



Specification at System-level


- System-level specification describes the overall behavior and functionality
 - Inputs
 - Outputs
 - Constraints
 - Interfaces
 - protocols
- System-level specification is typically created at the early stages






Allocation at System-level

- Process of dividing the functionality and behavior
 - Processors, dedicated hardware devices
 - memory, I/O
 - Interconnect structures
- Performance requirements
- Power constraints
- Cost
- Availability of hardware components and software libraries
- Iterative process






Binding on System-level



- Process of establishing the relationships between the hardware and software
 - Static binding
 - Dynamic binding




Partitioning – Problem Description



- Considered performance
 - Value V: due to number of allocated components (In terms of costs in Euros)
 - Latency L: due to scheduling (resource sharing) [time in seconds]
- Conflicting design goals
 - Feasible schedule $L \leq L_{max}$
 - Feasible allocation $V \le V_{max}$



Partitioning – Problem Description





Partitioning - Cost Function


- Quantitatively measure performance of a design point
 - System **value** V [€]
 - Latency L [sec]
 - **Energy** consumption E [Wh]
 - ...
- Estimation required to find V, L, E values for each design point
 - E.g.: linear cost C function with penalty

$$C = f(V, L, E) = k_1 \cdot h_V(V, V_{max}) + k_2 \cdot h_L(L, L_{max}) + k_3 \cdot h_E(E, E_{max})$$

- Vmax, Lmax, Emax: design constraints
- h_V, h_L, h_E: denote how **strong** V, L, E **violate** design constraints
- k_1 , k_2 , k_3 : weighting and normalization



Example 1 – Load Balanced System



Time a PE will take to execute a task

Exec. Time	t0	t1	t2	t3
PE0	5	15	10	30
PE1	10	20	10	10



Optimized for a load balanced system:

task	t0	t1	t2	t3	load balancing:		
PE						load _{PEO}	= 5+15
PE0	1	1	0	0		load _{PF1}	= 10+10
PE1	0	0	1	1		IOGGPE1	

The goal is to ensure that each processing element has an approximately equal share of the workload over time to maximize efficiency and minimize the time taken for all tasks to be completed.




Scheduling

- Similarities with scheduling and load balancing in real-time operating systems (RTOS):
 - Time constraints, context switching and context switching overhead, process synchronization and communication.
- Differences to sequence planning in RTOS:
 - Larger design space with very different solutions
 - High optimization requirements (motivation for hardware design)
 - Underlying hardware is variable



Real-time Scheduling

- Given a Task-Graph G=(V,E).
- Def.: A schedule τ from G is the Allocation V \rightarrow Dt a set of tasks V at times of the Domain Dt




Various constraints that schedules must take into account: e.g., resource constraints, dependency constraints, deadlines

Schedule = finding such an assignment



Real-time Scheduling Strategies






Hard and Soft Deadlines

• A time constraint (deadline) is called hard if the failure to meet it could lead to a disaster.

All other time constraints are referred to as soft.

Focus mostly on hard deadlines



scheduling




Periodic and Aperiodic Tasks

• Tasks that must be executed once every *p* time units are called periodic tasks.

• p is referred to as their period.

Each execution of a periodic task is called a job.

• All other tasks are called aperiodic.




scheduling



Preemptive and Non-preemptive Scheduling


- Non-preemptive scheduler:
 - Tasks are executed until they are completed
 - Response time for external events can be quite long
- Pre-emptive schedulers:
 - Tasks can be terminated before they are completed.
 - When some tasks have long execution times
 - When short response time for external events is required





Dynamic/online Scheduling

- Processor/hardware allocation decisions (scheduling) at runtime.
- Based on information about the tasks that have arrived so far





Static/offline Scheduling

- Scheduling takes into account a priori knowledge about arrival times, execution times, deadlines
- Dispatcher assigns processor/hardware when interrupted by timer
- Timer is controlled by a table generated at design time

Time	Action	WCET			
10	start T1	12			
17	send M5		>		WCET – Worst Case
22	stop TT			Dianatahan	Execution Time
38	stop T1 start T2	20		Dispatcher	
47	send M3				



Without resource constraints

- ASAP (as soon as possible)
 - Determines the earliest possible start times for the tasks
 - Delivers minimum latency
- ALAP (as late as possible)
 - Determines the latest possible start times for the tasks with a given latency
- Mobility of a task is the difference of the start times ALAP-ASAP.
 - Mobility 0 → Task is on the critical path



Problem Graph


A problem graph G(V,E) is a directed acyclic graph with node set V and edge set E in which each node v_i ∈ V represents a task (task, process, instruction, elementary operation) and each edge e=(v_i, v_i) ∈ E

represents a data dependency.






• Latency optimal schedule: L=4



ALAP (as late as possible)




• Latency limit: L=4






Mobility


Mobility of a task is the difference of the start times ALAP-ASAP.













Summary

- Parallel design of HW and SW offers many advantages
- System design maps behavior to structure
- Synthesis is subdivided into partitioning and mapping
 - subdivided into allocation, binding and scheduling tasks



HW/SW Codesign Synthesis

Prof. Dr. Rolf Drechsler

Dr. Muhammad Hassan

M.Sc. Jan Zielasko

M.Sc. Milan Funck




Backup



The Formal Partitioning Problem

- Assign **n** objects $O = \{o1,...,on\}$ to **m** blocks by partitioning $P = \{p_1, ..., p_m\}$, such that
 - P₁ U P₂ U . . . U P_m= O (i.e., **all objects** are **assigned**/mapped)
 - $P_i \cap P_j = \{ \} \ \forall \ i, j : i != j \ (i.e., an object is not assigned/mapped twice)$
 - Costs C(P) are minimized



- objects = process network graph nodes
- blocks = architecture graph nodes
- cost = measured/estimated with dedicated cost functions (e.g., latency, power, hardware cost)



Partitioning Methods

- Exact Methods
 - Enumeration
 - Integer Linear Programs (ILP)
 - ...
- Heuristic Methods
 - Simulated annealing
 - Greedy
 - Constructive methods
 - Random mapping
 - Hierarchical clustering
 - Iterative methods
 - Evolutionary algorithms
 - •



Integer Linear Programs (1)

- Binary Variable $x_{i,k} = 1$: Object o_i in Block p_k $x_{i,k} = 0$: Object o_i not in Block p_k
- Cost $c_{i,k}$, if Object o_i in Block p_k
- n Number of objects, m Number of blocks
- Integer Linear Program:

$$x_{i,k} 1 \le i \le n, \ 1 \le k \le$$

$$\sum_{i=1}^{\infty} \sum_{j=1}^{\infty} 1 \le i \le$$

$$\sum_{i=1}^{\infty} \sum_{j=1}^{\infty} x_{i,k} \cdot 1 \le k \le m, \ 1 \le i \le$$

$$\sum_{i=1}^{\infty} \sum_{j=1}^{\infty} x_{i,k} \cdot 1 \le k \le m, \ 1 \le i \le$$

$$\sum_{i=1}^{\infty} \sum_{j=1}^{\infty} x_{i,k} \cdot 1 \le k \le m, \ 1 \le i \le$$



Integer Linear Programs (2)

• Constraints are modeled by side conditions to the ILP e.g.,: maximum number of h_k Objects in Block k

$$\sum_{i=1}^{n} x_{i,k} \le h_k \quad 1 \le k \le m$$

- ILP is an exact procedure, NP-complete
- Suitable only for
 - Small problems
 - Linear constraints



Simulated Annealing

- Simulated Annealing
 - Metals and glass adopt a state of minimum energy when cooled under certain conditions:
 - thermodynamic equilibrium is reached at any temperature
 - the temperature is reduced arbitrarily slowly
- Time complexity
 - From **exponential** to **constant**, depending on the implementation of the functions *Equilibrium*, *DecreaseTemp*, *Frozen*
 - The longer the runtime, the better the results
 - Practice: Functions constructed in such a way that polynomial runtime is achieved




Greedy Algorithms

- Bi-partitioning problem P= {pSW, pHW}
- Migrate objects to the other block until no more improvement occurs

```
REPEAT { P_{old} = P; P_{old} = P; P_{old} = P; P_{old} = P; P = P_{old} = P;
```



Example 2: Description



• Costs:

- *H*1= 20
- H2 = 25
- H3 = 30
- P = 5

- HW **types** *H*1, *H*2 and *H*3
- Processors of type P
- Tasks *T*1 to *T*5
- Static scheduling
- Execution times:

T	<i>H</i> 1	H2	Н3	Р
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100



Example 2: Operation assignment constraints

T	<i>H</i> 1	H2	Н3	Р
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100

• $x_{i,4}$: Task *i* is mapped to processor *P*

$$\forall i: \sum_{k=1}^{3} x_{i,k} + x_{i,4} = 1$$

$$X_{1,1}+X_{1,4}=1$$

$$x_{2,2}+x_{2,4}=1$$

$$x_{3,3}+x_{3,4}=1$$

$$x_{4,3}+x_{4,4}=1$$

$$x_{5,1}+x_{5,4}=1$$
 (task 5 mapped to H1 or to P)



Example 2: Results

• Time constraint = 100 time units

T	<i>H</i> 1	H2	Н3	Р
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100

Solution (educated guessing):

$$T1 \rightarrow H1$$

$$T2 \rightarrow H2$$

$$T3 \rightarrow P$$

$$T4 \rightarrow P$$

$$T5 \rightarrow H1$$

